Verifying the true jitter performance of clocks in high-speed digital designs

As the data rates in high-speed digital designs increase, the limits for overall system jitter become tighter. This especially applies to the various components of the clock tree, where the jitter limits for reference clocks, clock buffers and jitter attenuators are even tighter. Due to their high phase noise sensitivity, phase noise analyzers are the instruments of choice for these tests.



Your task

Measuring jitter for clocks in high-speed digital designs has become increasingly challenging. PCIe Gen4, for example, introduces data rates of up to 16 gigatransfers per second (GT/s) with a corresponding jitter limit of 500 fs (RMS) for the reference clock. To minimize EMI effects, technologies like PCIe, USB and HDMI[™] typically use spread spectrum clocking (SSC), applying a low-frequency FM to the reference clock. Since SSC puts additional stress on the clock, clock jitter also needs to be verified in SSC ON mode.

T&M solution

Measuring clock jitter typically consists of:

- I Measuring the phase noise
- Weighting the phase noise based on the corresponding system transfer function
- Integrating the weighted phase noise in the defined jitter integration range

Measuring the phase noise

For clocks with a high slew rate, the clock jitter is mainly determined by the phase noise of the clock. Since AM noise is greatly suppressed by the high slew rate of the clock, it typically does not contribute to the overall clock jitter. For accurate clock jitter measurements, high AM suppression in the phase noise measurement is important.

Weighting the phase noise

Jitter measurements in high-speed technologies like PCIe typically need to include the system effects of the TX PLL, RX PLL and CDR transfer functions. The resulting overall system transfer function is applied to the measured phase noise trace as a weighting filter before integrating the jitter in the defined jitter integration range.

Integrating the weighted phase noise

The weighted phase noise is typically integrated up to the Nyquist frequency of the clock (half of clock rate), and in some cases even above. In that case, the phase noise also needs to be measured up to higher frequency offsets.



Jitter measurement on a PCIe Gen4 SSC clock.



Verifying the true jitter performance of clocks in high-speed digital designs

Application Card | Version 01.00

Thanks to its digital demodulator architecture, the R&S®FSWP phase noise analyzer and VCO tester measures phase noise and AM noise in parallel and provides very high AM suppression in the phase noise measurement. This architecture also makes it possible to measure reference clocks in SSC OFF mode and in SSC ON mode. The instrument also features an industry-leading phase noise sensitivity, which can be further improved by adding the R&S®FSWP-B60 or R&S®FSWP-B61 options for crosscorrelation. Furthermore, full spectrum and signal analyzer functionality can be added with the R&S®FSWP-B1 option to analyze coupling effects in a complex clock tree structure.

In PCIe Gen4, a total of 64 different system transfer functions are defined for the 16 GT/s data rate. For each of these, the weighted jitter results need to be below the limit of 500 fs. For SSC clocks, the PCIe Gen 4 specification prescribes that the SSC spurs (fundamental and harmonics) up to 2 MHz need to be removed before applying weighting and jitter integration. For easy handling, the R&S°FSWP phase noise trace is exported, and the measurement is postprocessed (SSC spur removal, weighting, jitter integration and identification of the highest jitter result out of the 64 different system transfer functions) in an external tool.

Summary

The R&S[®]FSWP offers the functionality needed to test lowjitter clocks in both SSC OFF mode and SSC ON mode. It provides very high AM suppression in the phase noise measurement and excellent phase noise sensitivity for precise jitter measurements on low-jitter clocks for modern high-speed digital designs.

See also

www.rohde-schwarz.com/product/fswp



PCIe clock without SSC: phase noise and weighted jitter.



PCIe clock with SSC: phase noise.





The terms HDMI and HDMI High-Definition Multimedia Interface, and the HDMI Logo are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

R&S[®] is a registered trademark of Rohde&Schwarz GmbH&Co. KG Trade names are trademarks of the owners PD 5215.8393.92 | Version 01.00 | April 2018 (sk) Verifying the true jitter performance of clocks in high-speed digital designs Data without tolerance limits is not binding | Subject to change © 2018 Rohde&Schwarz GmbH&Co. KG | 81671 Munich, Germany

Rohde & Schwarz GmbH & Co. KG

Europe, Africa, Middle East | +49 89 4129 12345 North America | 1 888 TEST RSA (1 888 837 87 72) Latin America | +1 410 910 79 88 Asia Pacific | +65 65 13 04 88 China | +86 800 810 82 28 | +86 400 650 58 96 www.rohde-schwarz.com customersupport@rohde-schwarz.com